

BLOCK GUIDE

ANALOG BLOCK DESIGN GUIDE TEMPLATE



Jeff Jorvig
President, Jorvig Consulting, Inc.
3165 S Alma School Rd Ste 29-152
Chandler, AZ 85248
(480) 895-0478

TABLE OF CONTENTS

<u>1 BACKGROUND INFORMATION.....</u>	<u>5</u>
1.1 BLOCK GUIDE OVERVIEW	5
FIGURE 1-1: DESIGN GUIDE HIERARCHICAL RELATIONSHIPS.....	5
1.1.1 GUIDE USER INPUT AREAS	5
1.2 BEST PRACTICES	6
1.3 FAB PROCESS OPTIONS.....	6
1.4 DEFINITION OF TERMS.....	6
TABLE 1-1: DEFINITION OF TERMS	6
<u>2 BLOCK OPPORTUNITY ASSESSMENT</u>	<u>7</u>
2.1 BLOCK FUNCTION SCOPE	7
2.1.1 ADDITIONAL REUSE FUNCTIONALITY	7
2.2 KEY ASSUMPTIONS.....	7
2.2.1 SIZE ESTIMATE	7
2.2.2 DEVELOPMENT TIME ESTIMATE	7
2.3 OPPORTUNITIES FOR RISK MITIGATION.....	7
TABLE 2-1: RISK MITIGATION OPPORTUNITIES	7
2.4 BLOCK ASSESSMENT DELIVERABLES.....	8
TABLE 2-2 : BLOCK ASSESSMENT DELIVERABLES	8
<u>3 ARCHITECTURE.....</u>	<u>9</u>
3.1 BLOCK LEVEL DESIGN SCOPE.....	9
3.2 BLOCK LEVEL PIN DESCRIPTION	9
TABLE 3-1: PIN DESCRIPTION.....	9
3.3 BLOCK DIAGRAM	9
3.4 PERFORMANCE EXPECTATIONS	11
TABLE 3-2: PHYSICAL & ELECTRICAL REQUIREMENTS.....	11
3.5 DELIVERABLES REQUIREMENTS TO CHIP.....	11
3.6 BLOCK LEVEL MODELING DESCRIPTION	11
3.7 BLOCK VALIDATION AT CHIP LEVEL.....	11
3.7.1 CHIP LEVEL TEST BENCH	11
3.7.2 STRATEGY & RESULTS	11
3.8 BLOCK PHYSICAL REQUIREMENTS	11
3.9 CRITICAL TIMING EXPECTATIONS.....	11
TABLE 3-3: CRITICAL SIGNAL TIMING REQUIREMENTS.....	12

3.10	TRADE-OFF ANALYSIS	12
3.11	TEST MODE REQUIREMENTS (DFT)	12
3.11.1	TEST MODE 1	12
3.11.2	TEST MODE 2.....	12
3.12	CHIP RISK MITIGATION OPTIONS	12
3.12.1	RISK OPTION 1	12
3.12.2	RICK OPTION 2	12
3.13	ARCHITECTURE REVIEW OUTPUTS	12
	TABLE 3-4: ARCHITECTURAL REVIEW ACTIONS	13
3.14	BLOCK DELIVERABLES DUE FROM ARCHITECTURE	13
3.14.1	UPDATED PLANNING INFORMATION	13
	TABLE 3-5 : BLOCK ARCHITECURE DELIVERABLES	13
4	<u>TRANSISTOR LEVEL DESIGN</u>	14
4.1	DESIGN APPROACH	14
4.1.1	THEORY OF OPERATION	14
4.1.2	CRITICAL ASSUMPTIONS.....	14
4.2	DETAILED CIRCUIT OPERATION	14
4.2.1	CIRCUIT OPTION IMPLEMENTATION.....	14
	TABLE 4-1: OPTION IMPLEMENTATION.....	14
4.2.2	CRITICAL NODES	15
	TABLE 4-2 : CRITICAL NODE LIST	15
4.2.3	UNIQUE MODELS	15
4.3	SIMULATION VALIDATION ACTIVITY	15
4.3.1	SIMULATION PLAN.....	15
	TABLE 4-3: BASELINE SIMULATION CONDITIONS.....	15
	TABLE 4-4: SIMULATION ANALYSIS TYPES	16
4.3.2	FUNCTIONAL STIMULUS DEVELOPMENT.....	16
4.3.3	SIMULATION RESULTS	16
4.3.4	BLM TO TRANSISTOR CLOSURE.....	16
4.4	DESIGN REVIEW OUTPUTS	16
	TABLE 4-5: DESIGN REVIEW ACTIONS	16
4.5	LAYOUT REVIEW OUTPUTS	17
	TABLE 4-6: LAYOUT REVIEW ACTIONS	17
4.6	TEST MODE IMPLEMENTATION (DFT)	17
4.7	TRANSISTOR DESIGN DELIVERABLES	17
	TABLE 4-7 TRANSISTOR-LEVEL DELIVERABLES	17

5	<u>CHIP LEVEL INTEGRATION</u>	18
5.1	ROUTABILITY	18
5.2	PLACEMENT	18
5.3	CHIP LEVEL VALIDATION	18
6	<u>SILICON VALIDATION</u>	19
	TABLE 6-1: SILICON VALIDATION ISSUES	19
7	<u>BLOCK GUIDE REVISION HISTORY</u>	20
	TABLE 7-1: BLOCK REVISION HISTORY	20
8	<u>GUIDE TEMPLATE REVISION HISTORY</u>	21
	TABLE 8-1: BLOCK REVISION HISTORY	21

1 BACKGROUND INFORMATION

1.1 BLOCK GUIDE OVERVIEW




Figure 1-1: Design Guide Hierarchical Relationships

The block design guide is the lowest level in the family of hierarchical documents for managing the design process on a project. As identified in the figure above you can see the relationship of the block guide document to the higher level documents for the chip and system activities. Each level of the guide will have sections containing information to be passed down from the higher-level activities. As an example, the block level guide has an architectural section within it that is to be completed by the individual responsible for the chip architecture. View this is the requirements information being passed from the architect down to the transistor level designer. Another point of view would be that the architecture section contains "instructions" from the chip architect to the block level designer.

1.1.1 GUIDE USER INPUT AREAS

Areas within the guide that are enclosed within <> contain information that is used to describe the information requirements for a given section. This information may be removed as each section is completed.

1.2 BEST PRACTICES

<General information about the project best practices should be entered here. If there is a best practices document for the project add a link to that document in this section.>

- Project Setup Name = ????

1.3 FAB PROCESS OPTIONS

<Any unique information about the process should be covered in this section.>

- Baseline Process = ?????
- Number of poly layers = ????
- Number of metal layers = ????

1.4 DEFINITION OF TERMS

Term	Definition
Architecture	The partitioning of a system, design or block into its next lower level of functions.
ATPG	Automatic Test Program Generation
BLM	Behavioural Level Model. This is a high level model of a system, chip or a block.
Block Guide	The detailed design document for each of the blocks within a design.
Chip	A single silicon die comprised of multiple functional blocks.
DFT,DFA,DFR	Design for Test, Design for Assembly, Design for Reliability
Stimulus	The input to a simulation. This can be digital test vectors, data tables or Spice signal descriptions.
System	The top most definition of a design and is typically comprised of multiple chips.
Test Bench	The simulation environment for a system, chip or block.

Table 1-1: Definition of Terms

2 BLOCK OPPORTUNITY ASSESSMENT

This section covers the activities associated with the early assessment and feasibility activities for an IP block to be used on a project. This section is to be filled out by the individual responsible for the assessment activities that will feed into the business opportunity analysis.

2.1 BLOCK FUNCTION SCOPE

<Describe the scope of functionality for the block. Cover the operation requirements for the block in relation to meeting the chip objectives. Include any anticipated risk areas such as power, speed, noise immunity, size etc. Also define if there is a known starting point for the design i.e. reuse of another block either partially or in it's entirety.>

2.1.1 ADDITIONAL REUSE FUNCTIONALITY

<Identify any specific functionality requirements that are necessary for supporting possible future projects. These requirements are not specific to this particular project but have merit for a future program.>

2.2 KEY ASSUMPTIONS

<Identify any assumptions about the process, models, design environment, reusability, designer expertise or any anticipated risk areas here.>

2.2.1 SIZE ESTIMATE

<Identify how you arrived at the block size estimate identified below.>

- Block Size Estimate = ????

2.2.2 DEVELOPMENT TIME ESTIMATE

<Identify your assumptions about design and layout time here.>

- Design time in person days = ????
- Layout time in person days = ????

2.3 OPPORTUNITIES FOR RISK MITIGATION

<Describe any opportunities that may exist to reduce risk to quality, schedule etc. List the opportunities in the table below.>

Risk Mitigation Opportunity	Impact to program

Table 2-1: Risk Mitigation Opportunities

2.4 BLOCK ASSESSMENT DELIVERABLES

Deliverables	Description
Floorplan	General requirements of the block for size/shape/location
Initial Block Plan	Size, schedule, resources
Risk Mitigation Opportunities	

Table 2-2 : Block Assessment Deliverables